

What is claimed:

1        1. A method of manufacturing a semiconductor device, comprising:  
2              a laminating step including forming tunnel insulating films, floating gates,  
3              dielectric films and control gates on first and second cell areas, the first and second cell  
4              areas being formed mutually adjacent to each other on a semiconductor substrate; and  
5              a plurality of impurity area formation steps for forming sources and drains on the  
6              first and second cell areas, and forming an electric connection between one of the source and  
7              drain of the first cell area on one hand and one of the source and drain of the second cell  
8              area on the other;

9              wherein a connecting area is formed as having a lower electric resistance than  
10          impurity areas formed in one of the plurality of impurity area formation steps.

1        2. The method of manufacturing a semiconductor device according to  
2          claim 1, wherein during the laminating step, a groove is formed on the connecting area on  
3          the surface of the semiconductor device.

1        3. The method of manufacturing a semiconductor device according to  
2          claim 2, wherein the laminating step comprises:  
3              forming a first insulating film on the surface of the semiconductor substrate;  
4              forming a first electrically conductive film on the first insulating film, etching the  
5          first electrically conductive film corresponding to the first and second cell areas, thereby  
6          partially exposing the first insulating film in a groove formation area;  
7              forming a second insulating film on the exposed portions of the first insulating  
8          film and on the first electrically conductive film;  
9              forming a second electrically conductive film on the second insulating film;  
10          etching the second electrically conductive film corresponding to the control gates;  
11          etching the second insulating film corresponding to the dielectric film, and  
12          etching, in the groove formation area, the first insulating film to partially expose the surface  
13          of the semiconductor substrate;

SEARCHED INDEXED  
SERIALIZED FILED

14 etching the first electrically conductive film corresponding to the floating gates,  
15 and etching the exposed portions of the surface of the semiconductor substrate so as to form  
16 the groove.

1       4.     The method of manufacturing a semiconductor device according to  
2 claim 1, wherein the plurality of impurity area formation steps comprises injecting a first  
3 impurity into an area containing the connecting area, and injecting a second impurity into an  
4 area for the formation of source and drain of the first and second cell areas.

1       5.     The method of manufacturing a semiconductor device according to  
2 claim 4, wherein the first impurity is injected with a patterned resist serving as a mask, and  
3 the second impurity is injected with the control gates, the dielectric films and the floating  
4 gates serving as masks.

1       6.     The method of manufacturing a semiconductor device according to  
2 claim 4, wherein the first impurity is injected from an end portion of an area directly under  
3 the floating gate of the first cell area to a portion in front of an area directly under the  
4 floating gate of the second cell area.

1       7.     The method of manufacturing a semiconductor device according to  
2 claim 4, wherein the first impurity is injected in an area away from an area directly under the  
3 floating gates of the first and second cell areas.

1       8.     The method of manufacturing a semiconductor device according to  
2 claim 4, wherein the first impurity is injected into an area containing an end portion of an  
3 area directly under the floating gates of the first and second cell areas.

1           9.       The method of manufacturing a semiconductor device according to  
2 claim 4, wherein a dosing amount of the first impurity is higher than a dosing amount of the  
3 second impurity.

1           10.      The method of manufacturing a semiconductor device according to  
2 claim 4, wherein the first and second impurities are injected with the use of an ion injection  
3 technique, and an energy for injecting the first impurity is larger than an energy for injecting  
4 the second impurity.

1           11.      The method of manufacturing a semiconductor device according to  
2 claim 4, wherein injecting the first impurity is carried out at the same time when forming  
3 one of a source/drain area and an off-set area of MOS transistor forming a surrounding  
4 circuit of the first and second memory cell areas.

1           12.      The method of manufacturing a semiconductor device according to  
2 claim 1, wherein:  
3                 the connecting area is formed close to one of the source and drain of the first cell  
4 area, and also close to one of the source and drain of the second area; and  
5                 the plurality of the impurity area formation steps comprises:  
6                 injecting the first impurity into a source and drain formation area of the first cell  
7 area and into the connecting area; and  
8                 injecting the second impurity into a source and drain formation area of the second  
9 cell area and into the connecting area.

1           13.      A semiconductor device comprising:  
2                 tunnel insulating films, floating gates, dielectric films and control gates, all of  
3 which are laminated on first and second cell areas on a semiconductor substrate;  
4                 sources and drains formed on the first and second cell areas;  
5                 a connecting area capable of electrically connecting one of the source and drain of

*Sub 351*

6 the first cell area with one of the source and drain of the second cell area,  
7 wherein the connecting area has an electric resistance which is lower than any one  
8 of the sources and drains of the first and second cell areas.

1 14. The semiconductor device according to claim 13, wherein a groove is  
2 formed on the connecting area on the semiconductor substrate.

1 15. The semiconductor device according to claim 14, wherein an impurity  
2 concentration of the connecting area is the same as an impurity concentration of one of the  
3 sources and drains of the first and second cell areas, and is higher than an impurity  
concentration of the other of the sources and drains of the first and second cell areas.

1 16. The semiconductor device according to claim 14, wherein the impurity  
2 concentration of the connecting area is higher than the impurity concentrations of all the  
3 sources and drains of the first and second cell areas.

1 17. The semiconductor device according to any one of claims 13, wherein at  
2 least one part of the connecting area has almost the same impurity depth and almost the  
3 same impurity concentration of one of a source/drain area and an off-set area of MOS  
4 transistor forming a surrounding circuit of the first and second memory cell areas.

1 18. A circuit substrate equipped with the semiconductor device according to  
2 claim 13.

1 19. An electronic device comprising a circuit substrate according to claim  
2 18.

1           20.       A method for manufacturing a semiconductor device, comprising:  
2           forming first and second field effect transistors, each having source/drain regions;  
3           forming a conducting region connecting a source/drain region of the first field  
4           effect transistor to a source/drain region of the second field effect transistor so that the  
5           conducting region has a lower resistance than at least one of the source/drain regions.

1               21.         The method of claim 20, wherein the first and second field effect  
2 transistors are formed on a substrate, and further comprising forming a groove between the  
3 first and second field effect transistors in the substrate, wherein the groove defines an upper  
4 portion of the conducting region.

1               22. The method of claim 20, wherein the conducting region is formed using  
2 a first ion implantation step and at least one of the source/drain regions is formed using a  
3 second ion implantation step carried out after the first ion implantation step.

1           23. The method of claim 20, wherein the conducting region is formed using  
2 a first implantation step and the source/drain regions are formed using a second implantation  
3 step carried out after the first implantation step, and the first implantation step is carried out  
4 using a higher energy than the second implantation step.

1                   24. The method of claim 20, wherein the conducting region has a lower  
2 resistance than any of the source/drain regions.

1                   25.         The method of claim 20, wherein first and second field effect transistors  
2       are each formed to include a floating gate.

1            26. A semiconductor device comprising:  
2                first and second field effect transistors, each having source/drain regions;  
3                a conducting region connecting a source/drain of the first field effect transistor to a  
4                source/drain of the second field effect transistor, the conducting region having a lower  
5                resistance than at least one of the source/drain regions.

1            27. A semiconductor device as in claim 26, wherein the device includes a  
2                substrate including a groove between at least a portion of the first and second field effect  
3                transistors, the groove defining an upper region of the conducting region.

1            28. The method of claim 27, wherein the conducting region has a lower  
2                resistance than any of the source/drain regions.

1            29. A semiconductor device comprising:  
2                first and second memory cell means for storing data, the first and second memory  
3                cell means including source/drain regions;  
4                connecting means for electrically connecting the first and second memory cell  
5                means, the connecting means having a resistance lower than that of the source/drain regions.

0015.0010

JUL 1 1992  
Actd  
C5 7